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Abstract—The performance and reliability of Ultra-Low-Power
(ULP) computing platforms are adversely affected by environ-
mental temperature and process variations. Mitigating the effect
of these phenomena becomes crucial when these devices operate
near-threshold, due to the magnification of process variations and
to the strong temperature inversion effect that affects advanced
technology nodes in low-voltage corners, which causes huge
overhead due to margining for timing closure. Supporting an
extended range of reverse and forward body-bias, UTBB FD-
SOI technology provides a powerful knob to compensate for
such variations. In this work we propose a methodology to
maximize energy efficiency at run-time exploiting body biasing on
a ULP platform operating near-threshold. The proposed method
relies on on-line performance measurements by means of Process
Monitoring Blocks (PMBs) coupled with an on-chip low-power
body bias generator. We correlate the measurement performed by
the PMBs to the maximum achievable frequency of the system,
deriving a predictive model able to estimate it with an error
of 9.7% at 0.7V. To minimize the effect of process variations
we propose a calibration procedure that allows to use a PMB
model affected by only the temperature-induced error, which
reduces the frequency estimation error by 2.4x (from 9.7% to
4%). We finally propose a controller architecture relying on the
derived models to automatically regulate at run-time the body
bias voltage. We demonstrate that adjusting the body bias voltage
against environmental temperature variations leads up to 2X
reduction in the leakage power and a 15% improvement on the
global energy consumption when the system operates at 0.7V and
170MHz.
I. INTRODUCTION
PERVASIVE use of embedded computing platforms in e-Healt, wearables, smart sensors and Internet of Things
(IoT) applications is pushing the research community to ex-
tensively explore the performance-energy tradeoff. IoT edge
computing requires Ultra-Low-Power (ULP) devices consum-
ing few mW and delivering GOPS. On the other hand, Moore’s
law is slowing down, and CMOS scaling does not lead huge
energy efficiency benefits any longer [1]. This pushes for ever
more aggressive voltage reductions, i.e. operating transistors
very close to their threshold voltage, an approach known as
Near-Threshold Computing (NTC) [2] [3]. The major chal-
lenge that near-threshold IoT devices have to face is operating
in many different scenarios that are not always completely
predictable at design time. More specifically a serious concern
is validation on very wide range of operating temperatures.
This aspect is crucial, as devices implemented in most ad-
vanced technological nodes have a strong dependency between
environmental temperature, operating frequency and leakage
power [4] [5]. This behaviour is caused by a phenomenon
called Temperature Effect Inversion (TEI) [6]. In deep sub-
micron technologies the detrimental effect that the temperature
has on the maximum frequency of a device is reverted [7].
Due to TEI [8], the performance and leakage current have a
positive sensitivity to temperature, especially for those devices
operating in low-voltage corners. Another effect which must
be taken into account in ULP devices implemented in recent
technological nodes is process variation1. Accounting for
temperature and process variation requires to take very large
margins at design time, which causes huge overheads in power
due to the needs of buffers for setup and hold time fixing in
different corners, often making it impossible to achieve timing
closure [9].
To achieve correct operation and acceptable power-
performance ranges in near-threshold CMOS chips, post-
fabrication compensation of process and temperature vari-
ations is critically needed. Body biasing (BB) is a well-
known approach for post-fabrication compensation. It consists
in polarizing with a voltage potential the N and P well of
CMOS transistors, thereby changing threshold voltage. The
performance of a device, in terms of maximum achievable
frequency, is directly related with the threshold voltage of tran-
sistors, more specifically, when the threshold voltage decreases
the maximum frequency of the device increases [10] [11]. On
the other side, the leakage current increases when the threshold
voltage decreases, thus increasing static power consumption.
Body biasing represents an alternative to adaptation of supply
voltage, the latter is less efficient and requires more complex
support circuitry, like on chip DC/DC converters or voltage
regulators resulting in higher power overheads and coarser
granularity [12].
The use of body biasing is twofold: i) Forward Body Biasing
(FBB) allows to increase the operating frequency of the chip
with a minimum power overhead ii) Reverse Body Biasing
(RBB) could significantly reduce the leakage current when
both process and environmental temperature would allow the
1We neglect the effect of aging since self-heating is minimum in ULP
devices
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2device to run faster than necessary, given a target application
[13].
The aim of this work is to propose a performance-aware
body biasing strategy to compensate for process and tem-
perature variations while guaranteeing with minimum power
overhead a user-specified target frequency. The methodology
exploits a calibration procedure which can be executed at
boot time, to tune all the involved software models and
compensate static performance variations (e.g. process and
aging effects). Then, dynamic variations (e.g. temperature)
are compensated at run-time by exploiting on-chip frequency
measurement obtained from Process Monitoring Boxes (PMB)
properly calibrated to minimize the frequency measurement
error. Energy efficiency improvement is obtained by exploiting
the capabilities of UTBB FD-SOI (Ultra Thin Body and Box
Fully Depleted Silicon On Insulator) technology to apply a
wide-range forward and reverse body bias voltage. Thanks
to on-chip ULP Body Bias Generators (BBG) we modulate
the Vbb from −1V corresponding to full RBB to Vdd/2 +
300mV corresponding to full FBB. The proposed method-
ology is suitable to be implemented as a software control
strategy on any processor featuring both on-chip PMBs and
BB generators. The software overhead can be considered
negligible, since the controller can be activated with periods
in the order of seconds to track temperature variations, and
the Body bias regulation requires approximatelyeRossi2017.
Additionally, exploiting flexibility of software models, higher
accuracy can be achieved with respect to pure HW-based
controllers [14].
As a preliminary step we operated a complete characteri-
zation of the on-chip frequency measurement modules (PMB)
available to us. We performed this operation on an advanced
chip testing equipment: Advantest SoCV93000 tester system.
In this phase we studied the accuracy of the PMBs versus
the environmental temperature and we derived a mathematical
model correlating their frequency measurement with the actual
maximum frequency of the chip. To characterize the PMB in
the widest possible temperature and voltage operating range
we performed our measurements at three different temperature
(T = {−20 ◦C,25 ◦C,80 ◦C}) and supply voltages (Vdd =
{0.5V,0.7V,0.9V}). At every operating point identified by
VDD and T we computed the correlation between the PMB
frequency measurement and the real maximum frequency of
the device on the entire body bias range (−1V to Vdd/2 +
300mV). We repeated this operation on chips belonging to
different process corners.
Note that the scope of the PMB characterization is to
establish a relationship between the output of the PMBs and
the maximum frequency of the chip. The maximum frequency
could deviate from the trend predicted by the PMBs at different
supply and body bias voltages. The PMBs itself cannot provide
an exhaustive representation of all the reasons that limit
the frequency of the device (e.g. critical path going to the
memories). However, every mismatch between the output of
the PMBs and actual maximum frequency is embedded in the
software model constructed during the PMB characterization.
In a successive phase we developed a strategy exploiting
both the PMB and BB models to dynamically modulate the
body bias voltage and achieve the desired target frequency
against temperature variations. This task is executed by a
software body bias controller which probes the performance
of the chip and as a consequence programs the body bias
generators to apply the required VBB . To compensate the
model inaccuracy we adopt forward body bias margins that
are added to the VBB regulation operated by the controller.
These forward body bias margins allow to prevent chip failures
when the PMBs are over-estimating the chip performance
and the VBB controller is applying less forward body bias
than necessary. The model error reduction comes with a cost,
adding body bias margins to the VBB regulation increases
the leakage current. We demonstrate that with a calibration
procedure it is possible to reduce the frequency estimation
error by a factor of 2.4X, delivering accurate predictions on
chip performance with a minimum leakage cost. We propose
a controller architecture based on such models, dynamically
adjusting the VBB either to achieve the target frequency or
to reduce the leakage current as much as possible. Although
the system features two different power domains with body
biasing capabilities, to simplify the implementation, the body
bias regulation proposed in this paper has been tested and
validated on the most computationally capable and power-
hungry power domain, that is the cluster. In this scenario
only the body bias generator related to the cluster domain
is controlled by the regulation loop; the second body bias
generator is set to generate a constant VBB = 0V. In this work
we demonstrate that the proposed body biasing controlling
methodology can achieve up to 2X in leakage reduction
and 15% in energy efficiency improvement at 170MHz and
VDD = 0.7V on the related power domain.
The remainder of this work is organized as follows. Section
II presents an overview of the different methodologies to mon-
itor on-chip the performance and the strategies to dynamically
modulate the body bias voltage already presented in the past
works. Section III describes the chip used as test vehicle
and the most relevant IPs enabling the adaptive body biasing
methodology. In section IV we report all the required steps to
derive a model for the PMBs and how to reduce its error.
Section V describes a PMB calibration procedure and the
body bias controller; additionally, it also shows two working
examples of the dynamic body biasing controller. Section VI
provides the results in terms of leakage current reduction and
energy efficiency improvement when the controller is active.
Finally, section VII contains concluding remarks.
II. RELATED WORK
With the diffusion of Ultra-Low-Power (ULP) devices op-
erating in low voltage corners, robustness to variations intro-
duced by process and temperature has become a critical issue.
The problem of variability in this field has been analyzed in
the past by several works. The solutions proposed to address
this challenge leverage design-time and run-time techniques
employed at the circuit, micro-architectural and architectural
levels. These techniques lead to mitigate, improve resiliency,
or optimize energy or performance in presence of variations.
M. Alioto [9] highlighted the inefficiency to apply conven-
tional design paradigms to ULP-oriented devices, analyzing
3the impact of process and temperature variation on low power
designs operating in the near- and sub-threshold region, and
providing guidelines for design of standard cells, memories
and microarchitectures. Other circuital and architectural so-
lutions to reduce the impact of variability are presented by
M. Seok et. al. [15], their work mostly focuses on design-
time techniques addressing the problem of variations in logic,
memories and clock tree.
An orthogonal approach to address the problem of variation
is that of compensation. While the aforementioned methodolo-
gies rely on decisions that have to be taken at design time (e.g.
very conservative supply voltage margins), run-time variation
compensation allow to reduce margining, leaving rooms for
energy efficiency improvements. Most common approaches to
compensate variations at run-time exploit Dynamic Voltage
Scaling (DVS) or Dynamic Body Biasing (DBB) as com-
pensation knobs. In many architectures VDD and VBB are
controlled in closed loops that rely on circuital parameters
tracking (e.g. frequency or temperature). Therefore, probing
the system status in terms of maximum achievable frequency
and temperature is needed to properly regulate the compensa-
tion knob.
A. Probing approaches
A powerful approach to estimate system maximum fre-
quency in the context of DVS methodologies is ”Razor”
[16] [17] [18]. It exploits in-situ error detection on the
processor pipeline stages, the functionality of the registers is
augmented with ”Razor” shadow-latches capable to detect a
timing failures and recover from it. D. Bull et. al. [19] applied
Razor to a 32bits microprocessor implemented in UMC 65nm
process, reporting 3% of frequency estimation error. Fojtik et
al. propose an improved Razor-based solution called ”Bubble
Razor” [20], targeting designs operating in low-voltage corners
and exploiting flip-flops based datapath to two-phase latches
datapath conversion; this allows the use of two-phases clocking
methodology, enabling larger timing speculation windows with
respect to [16] [17] [18]. The advantage in using these strate-
gies is that they allow to significantly reduce design margins,
mitigating the effect of both global and local process variations
when used in combination with compensation approaches.
However, if on one hand they enable promising energy savings,
on the other hand their application is very intrusive, and
it is limited to all those cases where deep knowledge of
the architecture is possible, and modification to the RTL are
allowed. Very often IPs composing a System on Chip (SoC)
are provided as encrypted macros, or simply come as hardened
macros from different design teams, hence no access to RTL
to modify pipeline stages is possible.
Other approaches for maximum frequency on-chip probing
are based on Critical Path Monitor (CPM). CPM are critical
path replicas to which extra delay elements are added to
make the path super-critical. Drake et al. [21] propose a CPM
device to track intra-pipeline stage critical path (CP) where
5 different critical path replicas featuring different types of
gate (e.g NAND4, NOR3) are synthesized to emulate different
sensitivities of datapath logic gates to supply voltage. Tschanz
et al. [22] propose a more general approach. Instead of pre-
determined logic gate types, configurable buffer delay chains
are tuned to emulate largest delay path between pipeline
stages, providing a feedback on the circuit maximum fre-
quency. A similar solution is proposed by Clerc et al. [12], to
take into account process variability, different CPMs types can
be tuned to match the critical path of the device at a given volt-
age and temperature. Due to the low level of intrusiveness, and
since ULP devices are only marginally affected by intra-chip
variations (devices in few mm2 range) CPM-based approaches
can be very effective to estimate the maximum frequency.
However, when critical path involves RAM, CP can be rarely
emulated by cascading logic gates or with delay buffer chains
because of the mixed-signal nature of internal signals, making
these methodologies hardly usable in complex designs. Clearly
identify a critical path is a difficult task in devices fabricated
in deep-sub micrometer technology nodes and operating in
low-voltage corners. To improve the accuracy, Beigne´ et al.
[23] propose a more general approach combining the use
of Critical Path Replica (CPR) and timing fault detection,
coupling two different performance estimation methodologies.
Such frequency tracking approach is implemented in 28nm
FDSOI technology node and covers multiple voltage operating
points (0.4V to 1.3V).
As Shown by Zandrahimi et al. [24], a big improvement in
generality of probing approaches is introduced by the adoption
of Process Monitoring Blocks coupled with a software model
(This solution is adopted in our work). Thanks to hardware
sensors based on several types of ring oscillators (e.g. NMOS
only and PMOS only), frequency estimation can be performed
with an accuracy of 7.6%. As we demonstrate in this work,
by properly calibrating PMB models this error can be further
reduced to 4%. Indeed, models implemented in software can
be more flexible than LUT implemented in hardware and better
fit the behaviour of PMBs. Moreover, adopting a PMB-based
solution allows also to overcome limitations coming from
architecture or CP awareness. Finally, area overhead of this
probing methodology is very limited, as visually evident from
the example of Fig. 1.
B. Actuation approaches
Actuation can be seen as the next step of probing, once the
performance has been estimated, some action is performed to
align the current behaviour of the system with the desired one.
Some approaches dynamically change the operating frequency
depending on the specific process/temperature/aging condi-
tions. The solution proposed by Constantin et al. in [25] tackles
the problem of margins reduction from a different perspective
with respect to the adoption of specific circuital solutions [9]
[15]. Timing constraints are relaxed at design-time, simpli-
fying timing closure. Clock frequency is then modulated at
run-time according to the specific critical paths triggered by
the executed instructions. Even though this methodology can
allow significant energy improvements, its application requires
to know both critical paths and delay paths triggered by a
certain processor instruction. Moreover, the application of this
methodology cannot ensure a target frequency matching.
4Compensation of temperature and process variation has
traditionally been performed by supply voltage adaptation.
Various strategies exploiting Dynamic Voltage Scaling (DVS)
in bulk technologies are presented in [16] [18] [19] [20] [26],
where design-time margins are reduced thanks to the in-situ
timing violations detection strategies previously mentioned.
Specifically, the maximum performance of the chip is probed
and used as feedback to modulate the supply voltage right
before the Point-of-First-Failure (PoFF). While DVS can be
very effective to reduce design-time margins, compensating
run-time performance degradation caused by process and tem-
perature variations, as demonstrated by [12], is a task that can
be executed much more efficiently leveraging body biasing.
M. Miyazaki et.al. [27] demonstrated the effectiveness of
process compensation by exploiting -1.5 RBB to + 0.5 FBB
body bias range in a 200 nm CMOS technology. Similarly,
Tschanz et. al. [28] implemented in 150nm CMOS technology
node an adaptive body biasing scheme (-0.5V to + 0.5V) for
process compensation. More recently, DBB has been also used
to compensate not only for process and aging variation but
also to compensate short-term performance variation caused
by temperature changes. Kumar et.al. [29] developed an al-
gorithm for temperature compensation in the range 35°C to
65°C, exploiting body biasing in devices fabricated in 65nm
and 45nm technology nodes. Similarly, Tschanz et. al. [30]
used body biasing for temperature compensation of a TCP/IP
processor in 90nm technology operating at 1V in a range from
60°C to 80°C. More recently, Kang et al. [31] propose a PLL-
based performance feedback circuital solution exploiting body
biasing, implemented in IBM 130nm to compensate process,
temperature and aging induced variations. In successive works,
Kumar et al. [32] and Ono et al. [33] presented two hybrid
methodologies exploiting adaptive forward body biasing com-
bined with DVS to maintain optimal performance of a device
against variations introduced by aging. More recently, Gammie
et. al. [11] exploited a -0.5V to 0.5V body biasing for process
variation compensation and for high performance and low-
power states enabling.
All the listed approaches refer to performance compensation
for devices implemented in bulk technologies. Unfortunately,
such technologies only achieve good results either in limited
temperature ranges or leveraging too small body bias ranges.
In deep-submicron bulk technologies, maximum body bias
range is limited by p-n junction leakage and potential latch
up. In FinFET technologies [13], instead, the lack of an easy
way to access the back gates represents the main obstacle
to body bias voltage application [13]. In near-threshold, the
impact of temperature variations is huge and cannot be fully
compensated with the limited body biasing capabilities pro-
vided by the bulk CMOS technologies. On the contrary, 28nm
UTBB-FDSOI provides a very powerful knob for process and
temperature variations compensation because of its wide-range
body biasing capability (theoretically from −3V to 3V). A
good demonstration of the body biasing capabilities in FDSOI
technology is provided by Clerck et al. [12], however the
proposed design is fabricated with LVT cells, allowing only
forward body biasing of the transistors in the range 0V to 3V.
Contrarily, as anticipated by the analysis reported by Rossi
et al. in [14], and as implemented in this work, a processor
implemented in UTBB FDSOI with RVT can exploit wide-
range body biasing to implement advanced power management
and compensation strategies.
In this work we fully characterize the PMB sensors, study-
ing the correlation with the maximum frequency of the device
in presence of process variations (i.e. among multiple chips
belonging to different process corners), and demonstrating that
with PMB sensors and properly calibrated software model
it is possible to obtain a performance estimation accuracy
comparable with the probing approaches previously described
(4% at 0.7V, including temperature variations), with a negli-
gible overhead on the device area, and with an extreme low
level of intrusiveness. We then present a body bias controller
capable to boost the performance through FBB and enter low
leakage full-state-retention modes through RBB. Thanks to
a finely calibrated control strategy implemented in software,
we demonstrate how it is possible to compensate dynamic
performance degradation and reduce the leakage current on
an a real embedded platform, exploiting the higher efficiency
of compensating temperature and process variations with body
biasing [14] [12].
III. PULP SYSTEM
A. UTBB FD-SOI technology
PULPv3 has been implemented in 28nm Ultra-Thin Body
and Box Fully Depleted SOI technology (UTBB FD-SOI)
from STMicroelectronics. This technology features an im-
proved channel electrostatic control thanks to thin-film tech-
nology, reducing leakage currents and Short Channel Effects
(SCE). On this technology, for the same leakage current target
the threshold voltage can be strongly scaled, thanks to the
ultra-thin buried oxide. This ensures low variability when
circuits operate close to the threshold voltage of transistors.
Ultra-thin buried oxide also enables the use of very wide
body biasing range from -3V to 3V using conventional and
flip well transistor [13] [34]. In UTBB FD-SOI technology
channel length modulation (i.e. poly biasing) is used at design
time to statically optimize circuit critical path. In the case of
PULPv3 implementation, we used the conventional-well flavor
of the technology [13] and the entire system is implemented
with the same type of Poly-Biasing 0 (PB0) Regular Voltage
Threshold (RVT) cells.
B. Architecture
Parallel Ultra-Low-Power platform [35] version 3 (PULPv3)
[14] is a multi-core SoC for ULP applications operating
in near-threshold to achieve extreme energy efficiency on a
wide range of operating points. The SoC is built around
a cluster featuring four cores and 64 kbyte of L2 memory.
The cores are based on a highly power optimized micro-
architecture implementing the OpenRISC-32bit ISA featuring
4kB of shared instruction cache. The cores do not have
private data caches, avoiding memory coherency overhead
and increasing area efficiency, while they share a L1 multi-
banked Tightly Coupled Data Memory (TCDM) acting as a
shared data scratchpad memory. The TCDM features 8 4kB
5Fig. 1: This figure shows a micrograph of the chip where it is possible to
identify: the SoC domain, the cores cluster and the safe domain. Additionally,
it is possible to note the PMB sensors in every power domain and PMB
controller. Table on the right shows the main architectural features of the
PULPv3 chip.
SRAM banks and 8 1kB Standard Cell Memory (SCM) banks
connected to the processors through a single clock latency non-
blocking interconnect, implementing a word-level interleaved
scheme to minimize banking conflict probability. Off-cluster
(L2) memory latency is managed by a tightly coupled DMA
featuring private per-core programming channels, ultra-low
programming latency and lightweight architecture optimized
for low-power and high transfer efficiency. Fig.2 shows the
architecture of the system while Fig. 1 shows a micrograph of
the chip.
Three isolated power domains enable advanced power man-
agement: i) The ”Safe Voltage Domain”) hosting the Fre-
quency Locked Loop generators, the two Body-Bias Genera-
tors for the SoC and Cluster regions, the PMB Controller and
additional infrastructural control logic ii) The ”SoC Body-Bias
Domain” iii) The ”Cluster Body-Bias Domain”. Each domain
is monitored by a PMB, which will be described in the next
section. In our tests, we will focus only on the Cluster Domain,
applying Vbb = 0V to the other body-bias domains.
1) Process Monitor Boxes: A Process Monitor Box (PMB)
is as an on-chip sensor based on ring oscillators, connected to
the system through a memory mapped interface. It provides
a measurement of the maximum frequency achievable by the
device. These sensors are designed and optimized to behave
consistently with the other library logic gates, emulating also
performance variations induced by temperature and process
variations. Since PULPv3 has been implemented with PB0
cells, the ring oscillators of the PMB sensors instantiated in
each isolated power domain are implemented with the same
type of PB0 cells.
2) Body-Bias generators: The body bias voltage is mod-
ulated thanks to a fully integrated body-bias generator. Such
body bias generator is capable to supply an area of 1mm2. It
applies a fine-grain body-bias voltage with a minimum step
Fig. 2: Architecture of PULPv3 system. The picture shows the three different
power domains: the SoC domain, the cores cluster and the safe domain
of 50mV and can cover a voltage range from −1.5V to
VDD/2 + 300mV in a 4.15µW power budget. This device
has been designed to target ULP system on chips [36] and
further optimized to maximize the energy efficiency [14].
For positive regulation of both wells it uses a push-pull
approach. Negative regulation on the p-well is obtained by
means of a dual phase charge pump. Two control loops allow
to monitor the impact of the leakage and compensate for
wells discharge. The comparators of the feedback use resistive
Digital to Analog Converters (DAC) as references. To reduce
the power consumption of the BB gen to 4.5 µW, its operation
is duty-cycled, entering a sleep mode where only the leakage
is monitored. The generator is programmed through a series
of memory mapped registers and can independently bias with
different voltages the Nwell and the Pwell of the transistor.
Table I reports the main features of the body bias generator.
BBGEN Area 0.00913 mm2
BBGEN Supply 1.8V VDDIO , 1V VDD
Power 4.15 µW
Transition time N-WELL 23µs
Transition time P-WELL 11.5µs
Transition energy ≤25nJ
TABLE I: Main features of the body bias generator.
C. PULPv3 Embedded Test System
Since the final goal of this work is to develop a fully
automated body-bias control strategy, the analysis of the PMBs
has been performed on the chip testing equipment while the
proposed methodology has been validated on the PULPv3
evaluation board; this is an embedded platform that can be
used to develop and test software applications like commercial
microcontroller evaluation boards. The body bias voltage and
the leakage current have been measured from the PULPv3
board jumpers by means of a power analyzer. The external
6Fig. 3: PULPv3 body-bias controller testing setup. In the picture it can be
observed the PULPv3 evaluation board hosting the PULPv3 chip and the JTAG
programmer. Picture also shows the Peltier’s element cell and the controller
used to enforce a known temperature on the chip package
temperature variation have been simulated by enforcing a
temperature on the chip package by means of a Peltier’s
element cell regulated by an industrial TEC controller. The
Peltier’s cell can modulate the chip package temperature in a
range 10 ◦C to 80 ◦C; the complete testing setup is reported
in Fig. 3.
IV. MODEL
A. Experimental Setup
The PMB models derivation, as well as the body bias model
described in the following sections are performed with an
Advantest SoCV93000 tester system, in connection with a
Thermonics 2500E temperature forcing system, able to force
an environment temperature ranging from −80 ◦C to 220 ◦C.
Since we are interested in using the body-biasing voltage
as independent variable both for temperature and process
variations compensation, we structured the measurements as
follows: i) We defined the operating point (OP) in terms of
{Supply voltage Vdd , Temperature}. More specifically, the
voltage corners are: Vdd = {0.5V,0.7V,0.9V}. Temperature
corners are: T = {−20 ◦C,25 ◦C,80 ◦C}; ii) For each OP we
swept the body-biasing voltage (Vbb) in the range −1V to
Vdd/2 + 300mV using the body-bias generator. At every
operating point we measured: the leakage power (PLKG),
the active dynamic power (PDYN ), the total power (PTOT )
and maximum frequency (FMAX ) achievable by the device.
We measured the active dynamic power (PDYN ) as the
difference between the total power (PTOT ) and the leakage
power (PLKG). The total power (PTOT ) has been measured
as the power consumption when the device is executing a
benchmark application and the leakage power (PLKG) as the
power consumption when the device is not clocked.
We extracted the maximum operating frequency (FMAX )
by means of a carefully crafted benchmark (i.e. a sequence of
arithmetic operations and memory stores), able to trigger the
most critical paths2 of the circuit. We verified that the result of
the benchmark was returned with the correct timing, and the
End-Of-Computation3 signal was properly asserted. As cross-
check, we verified that the result of the benchmark returned a
valid check-sum.
B. PMB characterization
First part of the analysis focuses on the characterization
of the performance monitoring blocks placed in the power
domain of interest, that is the one hosting the core cluster. The
aim of this step is to obtain a model allowing to correlate the
response of the frequency probes (PMBs) to the maximum fre-
quency of the device. To obtain the model, we simultaneously
measured both the response of the PMBs (FPMB) and the
maximum chip frequency (FMAX ) versus the full body bias
range. This operation has been repeated per each operating
point (VDD, T ). TABLE II reports more details regarding the
measurement operating conditions.
PULP VDD VBB Top Process corner
0.7V −1V to 650mV 25 ◦C Typical
TABLE II: Measurement operating conditions under which the PMB analysis
has been performed
The aim of this step is to obtain an evaluation of the
PMB accuracy. To perform the measurement in a well-defined
environment, the temperature is externally enforced and kept
constant by the temperature forcing system. The measurements
that we performed in this phase are referred to a single chip,
this allows to exclude a priori the process variations as possible
source of error. Since the entire set of PULPv3 chips have
been pre-characterized in terms of maximum performance, we
know if the device in exam belongs to a Fast, Typical or Slow
process corner. Fig. 4 reports the measurement of the FPMB
and FMAX versus VBB for a typical device supplied at 0.7V.
In the second phase of the PMB characterization we evalu-
ated the correlation between FPMB and FMAX . As shown in
Fig. 5, the model we found is the linear function reported in
1. In Fig. 5 is reported the linear fit of the data.
FMAX = CcorrFPMB + F0 (1)
We repeted the same measurements in different operating
corners proving the robustness of the model: TABLE III
reports the parameters of the model.
Vdd 0.9V 0.7V 0.5V
Ccorr 0.6 0.59 0.47
F0 8.72 5.19 3.21
R-Square 0.995 0.998 0.998
TABLE III: Parameters of the model for a typical chip at three different supply
voltages and 25 ◦C.
2The critical path has been identified by the timing analysis in the
communication between the cores and the scm memory
3Physical output pin of the device which certifies that the system completed
all the operations and properly entered a known final state.
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have been fitted with a linear model, the parameters of the fit are: y=mx+q
where m=0.59 and q=5.19, R-Square (COD) = 0.998.
As a final step for this preliminary PMB characterization
we estimated the error of the model, which is represented by
the residuals of the measurements with respect to the fitting
curve. Table VII (Process-aware Temperature-aware model)
shows the maximum errors we report for the correlation model,
for a single device. Comparable errors are reported also in
[37], where a similar study performed on a DSP architecture
implemented with the same FD-SOI technology, exploiting a
performance monitor system based on Timing Fault Sensors
(TMFLT).
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{−20 ◦C,25 ◦C,80 ◦C}. The red solid line represents the curve fitting the
data measured at the three different temperature.
C. Temperature Variations
Once the robustness of the PMB model has been proved in
a given operating condition, it is possible to generalize the
analysis to cover a wide temperature operating range. The
measurements described in this section are performed on a
single chip, supplied with a given voltage (VDD), at multiple
temperatures. The approach is the same we followed in the
previous case, the only difference is that the fitted data are
now related to three different temperatures, specifically T =
{−20 ◦C,25 ◦C,80 ◦C}.
Vdd 0.7V
Ccorr 0.59
F0 5.42
R-Square 0.996
TABLE IV: Parameters of the model fitting the data for a single chip, at a given
supply voltage, at three different temperatures, T = {−20 ◦C,25 ◦C,80 ◦C}.
Fig. 6 shows the global linear fit. The red solid line, which
is described by the equation 1, represents the general model
fitting the data. Table IV reports the parameters of the model
in this operating condition, as well as the R-Square. As in
the previous case, we evaluated the error. Fig. 7 shows the
residuals with respect to the fitting curve. As expected, a
model which fits data belonging to measurements at various
temperatures is affected by a larger error. This phenomenon
is caused by the fact that we are assuming that the maximum
frequency is limited only by the PMB related to the PMOS
transistors, which is usually slower than PMB related to the
NMOS ones. Correlation between the maximum frequency
of the device and a linear combination of both PMB could
improve the accuracy.
D. Process variations
Operating temperature is not the only factor affecting device
performance operating in near threshold. In this section we
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Fig. 7: This plot shows the distribution of the relative error versus the
maximum frequency when the general model is used to convert the PMB
output value in Fmax.
will present a short discussion on the performance variance
among different chips fabricate in the UTBB FD-SOI techno-
logical node caused by different process corners. Then, we will
show how the performance monitoring methodology described
so far can be further generalized to cover also multiple
chips belonging to various process corners. Particular attention
should be given to the nature of the performance variation
related to the technological process, the variations introduced
by the process can be classified in two types: i) The Inter-chip
variations, that can be observed in terms of performance gaps
between different devices, as shown in Fig. 8 ii) Intra-chip
variations, as demonstrated by [24], resulting in different first
N critical path, that can affect the consistency between the
behaviour of the circuit and an on-chip performance monitor,
confirmed also by our analysis.
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As in the case of one chip at multiple temperatures, the
model has been obtained by performing a global fit on the data
related to chips belonging to different process corners, finding
the best function describing them with minimum error. Fig. 9
shows the PMB analysis related the chips in exams and the
fitting curve.
It can be noted that also in this case the model is represented
by the same linear function 1 shown previously. However, in
this case the fitted data have a larger variability, and as a
consequence, we observed a larger error and lower R-square.
Table V shows the values of the parameters and the R-Square.
When the chip was fabricated the technology node was at a
very early stage, according to [38], the variance introduced
by the manufacturing process is expected to decrease with the
maturity of the process.
Vdd 0.7V
Ccorr 0.614
F0 6.86
R-Square 0.88
TABLE V: Parameters of the model fitting the data related to chips belonging
to different process corners, at a given supply voltage, at three different
temperatures.
E. Body-Bias Model
The final goal of this study is to develop a performance-
aware body bias regulation system. To this end, it is necessary
to derive a model which links a variation of the VBB to
the Fmax variation. Once the relationship between these two
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Fig. 10: This plot shows the distribution of the relative error versus the
maximum frequency when the process-independent model is used to convert
the PMB output value.
parameters has been obtained, given a performance gap to be
compensate, it is possible to determine the necessary amount
of body bias voltage to do it.
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Fig. 11: This plot shows the relation between the maximum frequency of
a typical device and the body-bias voltage at three operating points: Vdd =
0.7V and T = {−20 ◦C,25 ◦C,80 ◦C}.
It is very important to note that the use of body-bias for
this application is twofold: i) in an ideal case, that is assuming
no errors on the Fmax estimation, VBB represents the knob
to simply change the performance of the device ii) in a
context where Fmax is affected by uncertainty because of the
reasons previously described, VBB margins can be used to
compensate Fmax negative residuals; in other words, all those
PULP 0.5V 0.7V 0.9V
11%/100mV 5%/100mV 3%/100mV
TABLE VI: Body bias induced performance gain
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Fig. 12: In this plot is represented the relative frequency variation versus the
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points are: Vdd = 0.7V and T = {−20 ◦C,25 ◦C,80 ◦C}.
conditions where the Fmax is overestimated by the model.
Fig.11 shows the relationship between Fmax and VBB at
different temperatures.
Despite the curve shifts with temperature, if we consider
the relative frequency variation, we can simplify the body bias
model approximating the curve with a linear function having
5%/100mV (at 0.7V) as slope (Fig. 12). Table VI shows the
same analysis at different voltage operating points.
This model allows to compute the additional body bias mar-
gin required to compensate the measurement errors described
in the previous sections. Assuming to compensate the model
uncertainty caused by temperature, which was the 3% at 0.7V,
we need to add a margin on VBB of 75mV.
It can be noted that body bias margins can be summed
as independent contributions, to compensate different errors
of the models. Assume to use a model which has several
uncorrelated error sources: 3% intrinsic error (PMB sensor),
1% originated by temperature variations and 5.7% generated
by process variations. The resulting 9.7% total error can be
compensated with the sum of the body bias margins that would
separately compensate each error [29]. As a concluding remark
for this section, it can be noted that to minimize the error of
the model, a calibration procedure capable to discover the chip
process corner is required. This calibration procedure reduces
the error by a factor of 2.4 and is described in section V.
F. Methodology Overhead
The compensation methodology we propose is based on
the application of forward body bias to compensate process
and temperature variations. As it is well known, FBB has
a direct influence on the leakage current of a circuit, hence
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it is important to quantify the overhead associated with the
additional body bias margins. Specifically, we defined the
overhead as the ratio between the additional leakage caused
by the body bias margin and the leakage current of the circuit
when an ideal controller is regulating the body bias voltage
(i.e. capable to apply the exact VBB to achieve a given target
frequency). How the additional leakage current affects the
global power consumption strongly depends on the dynamic
power consumption (i.e operating frequency) of the circuit,
hence the overhead will be computed with respect to the
leakage current under the ideal body bias regulation.
The overhead presented in this section refers to the three
different models derived in the previous sections. More specif-
ically, to the cases where the supply voltage is known and
i) the process corner and the temperature are unknown, we
define this model as Process-Unaware Temperature-Unaware
model ii) the process corner is known and the temperature
is unknown, we refer to it as Process-Aware Temperature-
Unaware model iii) both temperature and process corner
are known, which is the Process-Aware Temperature-Aware
model.
When the Process-Unaware Temperature-Unaware model
is used, we experience the highest overhead. As expected,
the higher is the uncertainty of the model, the wider is the
body bias safety margin required to use the model, and also
the higher is the associated overhead because of the higher
leakage current. However, having the possibility to determine
the chip process corner and calibrate the model on the spe-
cific device (i.e. passing to the Process-Aware Temperature-
Unaware model) the overhead can be significantly reduced.
If we consider the leakage current associated with the body
bias margins needed to correct the errors of the Process-
Aware Temperature-Unaware model, we can observe that the
overhead is much lower. Finally, probing also the tempera-
ture, it would be possible to use multiple, better correlated,
Process-Aware Temperature-Aware PMB models at different
temperatures. Table VII summarizes the results in terms of
overhead.
Vdd 0.9V 0.7V 0.5V
Proc-unaware/Temp-unaware
Ferr 6.6% 9.7% 25%
VBB margin [mV] 150 150 200
Leakage overhead 33% 37% 66%
Proc-aware/Temp-unaware
Ferr 3% 4% 7%
VBB margin [mV] 100 100 100
Leakage overhead 13% 14% 15%
Proc-aware/Temp-aware
Ferr 2% 3% 6%
VBB margin [mV] 50 50 50
Leakage overhead 9% 10% 12%
TABLE VII: Frequency error of the three presented models and power
consumption overheads with respect to the ideal compensation where no body
bias margins are used.
V. MODEL UTILIZATION
A. Calibration Procedure
As we have demonstrated it in section IV, the model derived
from the PMB frequency estimations of chips belonging to
different process corners is affected by a significant error.
However, this error can be reduced by adopting a calibration
procedure. More specifically, the operation performed during
the characterization phase on the testing equipment for a
single temperature operating point can be replicated on the
embedded board. The constraint to ensure proper calibration
is to execute the procedure at a constant temperature. This
goal can be achieved by exploiting an on-chip temperature
sensor. For a correct calibration, the absolute value of the
temperature at which the calibration is executed is not relevant,
however the temperature must remain constant to not influence
the characterization of the PMB sensor. Then, starting from
a controller calibrated on a constant temperature value, two
scenarios are possible: i) the temperature does not change
with respect to the calibration point, and the controller has to
compensate with VBB margins the 3% of model uncertainty
at 0.7V (Fig. 5). ii) the temperature changes with respect to
the calibration point, and the controller has to compensate a
slightly higher model uncertainty, which takes into account the
effects of temperature change, which is approximately 4% at
0.7V (Fig. 6).
Here we describe the calibration procedure. At the boot, the
benchmark application mentioned in section IV is loaded in
the device memory by an external microcontroller connected
through an SPI interface. Then the application is executed in a
loop which increases the operating frequency at every iteration
by 1MHz. The frequency is increased until the chip starts to
fail, either returning wrong arithmetic results of completely
failing. This test is executed on multiple points covering the
entire body bias range to correlate the maximum frequency of
the chip with the PMB frequency estimation.
Using a model calibrated on the specific process cor-
ner, when VDD = 0.7V, it is possible to pass from the
Process-unaware Temperature-unaware to the Process-aware
Temperature-unaware (Table VII), reducing the error by 2.4X.
The duration of a complete calibration at a single VDD
operating point depends on the minimum step of the sweep
performed on VBB and the maximum frequency. Additionally,
the maximum frequency search method may increase the
duration of the calibration procedure (i.e. linear sweep vs
binary search). Finally the duration of the benchmark executed
by the processor also changes the calibration time. In our
example, we used a 50mV body bias voltage step to span
the 1.5V range, resulting in 30 VBB points, and a linear
sweep with a 1MHz step for the maximum frequency search.
At every operating condition we executed 10000 benchmark
iterations. The overall duration, starting from a 100MHz initial
frequency for the maximum frequency search, lasted approxi-
mately 6 seconds. The procedure to perform this operation is
illustrated as block diagram representation in Figure 13.
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Fig. 13: Calibration procedure executed on the embedded board to determine
the process corner and tune the PMB model.
B. Body-Bias Controller
In this section we will show how the models derived so
far and selected with the procedure described in the previous
section can be used in practical applications. More specifi-
cally, an accurate on-chip performance feedback, as well as
the modeled behavior of the body-bias generator enable the
building of software control systems; the structure we propose
is a mixed Hardware-Software solution which properly set
the cores cluster Body-Bias voltage depending on the clock
frequency set-point provided as input.
C. Controller Modules
The proposed body-bias controller architecture is composed
of: i) a feedback, ii) a subtractor which computes the mismatch
between feedback and set-point, iii) a Proportional-Integrative-
Derivative (PID) controller, iv) an actuator fed with the PID
controller output (VBB MODEL + BB GEN). Fig. 14 shows
a block diagram of the body bias control system.
The control system feedback module is divided in two
main building blocks: i) a hardware component, the previously
mentioned PMB, which returns a raw maximum frequency
estimation; ii) the software model derived for the PMB, which
allows to properly convert the raw output of the sensor in a
clock frequency value.
The actuator, as in the case of feedback module, is com-
posed of two building blocks: the on-chip Body-Bias genera-
tor, paired with a software model which allows to determine
the right amount of Body-Bias needed to fill the frequency
gap between feedback and set-point.
Fig. 14: Block diagram representation of the body-bias controller.
The PID controller is a standard well-known control mech-
anism used in industrial control systems [39], the proposed
body bias control system is entirely implemented in software
and it is fed with the mismatch between feedback and set-point
frequency. The PID controller has to be tuned accordingly
to the feedback and the actuator, this process can be done
empirically. In the context of this control task we decided to
adopt a parameter set which minimizes the settling time while
keeping under control undershoots. Note that, for this kind of
system, undershoots are more critical than overshoots. During
an overshoot, the chip is biased with more than necessary
FBB. Therefore, For a short amount of time, the maximum
frequency of the chip is faster than than expected . On the
contrary, during undershoots, the controller applies less FBB
than required (or even RBB). Therefore, the actual maximum
frequency of the chip can be lower than the requested fre-
quency. This condition is critical and very likely determines a
chip failure
As shown in Fig. 14, the entry point of the control system is
the frequency set-point FTarget. The first operation performed
by the controller is to measure the maximum frequency of
the system. Once the output of the PMB module is ready, it
is converted in a frequency value, and it is compared with
the input set-point obtaining the frequency mismatch. Then,
the PID module is fed with the frequency mismatch and its
output is sent to the body-bias software model. Finally, once
the controller computes the body-bias voltage to apply, it is
used to set the body-bias generator to the new VBB value.
D. Controller operation
1) Frequency Tracking: In the following we present a
controller working example. Fig. 15 shows the VBB regulation
operated by the controller when the frequency set-point is
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Fig. 15: Body bias voltage regulation operated by the controller during
boosting and leakage reduction phase, respectively. Supply voltage is 0.7V
changed to different values 4.
The first set-point, 175MHz, is very close to the maximum
frequency of the device. In this condition the controller ap-
plies a very small amount of body-bias, since the system is
already capable to run at the requested frequency, without
additional forward body-bias. The only body bias voltage
applied (VBB 6= 0) is the body bias margin. When 200MHz are
requested as set-point, the controller applies a forward body-
bias voltage of approximately 300mV; applying a strong for-
ward body bias, the system is now capable to run at 200MHz.
On the contrary, when a slow frequency is set as set-point,
100MHz, the controller applies an aggressive reverse body-
bias to reduce leakage power as much as possible. Finally,
when the set-point is set to 150MHz, the system reduce the
reverse body bias, applying to -400mV.
2) Temperature tracking: Here we show another working
example. In this case the controller is used to guarantee a
170MHz frequency target against environmental temperature
changes. Fig. 16 shows the behaviour of temperature, leakage
and body-bias voltage when the controller is active.
From the leakage current plot it is clear that the controller
is compensating the environmental temperature increase ap-
plying a reverse body-bias voltage. On the contrary, when
the temperature decreases, to guarantee the requested target
frequency the controller applies a forward body-bias voltage
to boost the maximum performance of the chip.
4Every time a new frequency is requested, the controller reset the body bias
to VBB = 0V in a single step, and uses this voltage as a starting point. This
choice has been taken to easy the implementation and reduce on the average
the regulation time when changing from one frequency set-point to the next
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Fig. 16: This plot shows in parallel the body-bias voltage modulation, the
environmental temperature variation and the leakage current when the body
bias controller is active.
VI. RESULTS
In this section we present results in terms of energy
efficiency gain and leakage reduction when the body-bias
controller is turned on.
Fig. 17 shows a comparison between the leakage current
when i) the controller is off and the leakage is not compensated
against temperature ii) the controller is on and it is regulating
the VBB using the Process-aware Temperature-unaware model
iii) the controller is on and it is regulating the VBB using
the Process-unaware Temperature-unaware model iv) the ideal
case where the leakage is compensated without additional
body bias margins, hence assuming no error in the model
converting the frequency estimation of the PMB. Note that
the influence of the leakage power on the global power
consumption depends on the operating frequency of the device,
in our measurements the controller is regulating the body bias
to achieve a target frequency of 170MHz, which represents an
optimal operating point, since the working frequency is close
to the maximum one.
Fig. 17 also shows that the margin required to compensate
process variations causes a big increase in the leakage current.
In this context the effect on the global power consumption is
not negligible. However this problem can be solved by running
a simple calibration procedure which determines if the chip is
a Slow, Typical or a Fast one.
The benefit of the calibration procedure is to reduce the error
of the model, allowing to use the Process-aware Temperature-
unaware model instead of the Process-unaware Temperature-
unaware. As a consequence, the body bias margin to apply is
reduced from 150mV to 100mV.
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Fig. 17: This plot shows the leakage current versus temperature, the operating
frequency is 170MHz and the supply voltage is 0.7V. The red curve reports
the leakage current when the controller is off. The green curve shows the
Leakage current when the controller is on; the process corner is known. The
yellow curve refers to the case where the controller is on but the process
corner is not known. To guarantee the operating frequency, additional FBB
margins are used, resulting in a leakage current increase. Blue curve shows
an ideally compensated leakage current, i.e. when no FBB margins are used
by the controller. Note that below 17 °C it is not possible to sustain the
170MHz target frequency without applying forward body biasing, hence the
circuit stops to work.
Fig. 18 compares the power consumption of the chip, at
different temperatures, both in the case when the body bias
controller is turned on and off. As it is evident from the
plot, the use of the body bias controller allows to improve
the energy efficiency by 15% (at high temperatures), and
extend the operating range to very low temperatures necessary
to deal with the wide range of environmental conditions of
IoT devices, leveraging a low-margins design methodology for
energy efficient implementation.
VII. CONCLUSION
In this work we demonstrated the body-biasing capabilities
of the UTBB FD-SOI technology in compensating temperature
and process variations.
We performed an analysis on Process Monitoring Blocks
to correlate the on-chip estimated maximum frequency to
the actual performance of the device, hence we derived a
calibration model for the PMB sensors. We extended the model
obtained at a single temperature to multiple temperatures, to
compensate the effect that environmental temperature changes
have on the performance of the device. Then, we further
generalized the model to the situation where the process
corner is unknown, considering it as an uncertainty of the
model. We found that at 0.7V the frequency estimation
error is in the order of 3% when both process and tem-
perature are determined, 4% if the temperature is unknown
and 9.7% when also the process corner is unknown. We
developed a strategy to eliminate such frequency estimation
error by over-compensating with selective body bias margins.
We also derived an on-board calibration procedure capable
to determine the process corner of the chip and to select
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Fig. 18: Comparison between power consumption with and without the
performance aware body bias controller performed at 170MHz, VDD =
0.7V. Note that below 17 °C is not possible to run at 170MHz without
compensating the performance degradation with additional body biasing (i.e.
with the controller on).
the proper Process-aware Temperature-unaware model. Once
the models have been obtained, we developed a closed loop
control strategy for the body bias voltage based on a simple
PID controller. We tested the controller on a real embedded
platform, demonstrating that with a minimum overhead, an
automatic body bias regulation can reduce by a factor of 2 the
leakage power consumption caused by temperature changes.
Finally we evaluated the effect of the leakage reduction in a
common operating context, demonstrating that our approach
can introduce a 15% energy efficiency improvement on the
global power consumption.
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